Part Number Search

Cross Reference Search

About information presented in this cross reference

The information presented in this cross reference is based on TOSHIBA's selection criteria and should be treated as a suggestion only. Please carefully review the latest versions of all relevant information on the TOSHIBA products, including without limitation data sheets and validate all operating parameters of the TOSHIBA products to ensure that the suggested TOSHIBA products are truly compatible with your design and application.
Please note that this cross reference is based on TOSHIBA's estimate of compatibility with other manufacturers' products, based on other manufacturers' published data, at the time the data was collected.
TOSHIBA is not responsible for any incorrect or incomplete information. Information is subject to change at any time without notice.

Keyword Search

Parametric Search

Stock Check & Purchase

Select Product Categories

Function explanation : [Function explanation]

Simulation : [SIO baud rate] [SIO output] [UART baud rate] [UART output]

Calculates the baud rate when the serial channel is used in the UART mode. 
Displays the baud rate value according to the system clock setting and the serial channel setting. 
The baud rate will become 1/16 of the frequency calculated in the serial channel setting.

Setting method

  • Setting of system clock 
    The frequency of ΦT0 is determined in the system clock setting part.
  • Setting of serial channel 
    Select input clock to the baud rate generator: Select the number to be used to divide the input clock ΦT0.
  • The baud rates are the values shown in the upper row of the table when the "N+ (16-K)/16-division function" is not used. The baud rates are the values shown in the lower row of the table when the function is used.

Setting of system clock

TermSettingFrequency
high-speed clock(fc) fc MHz
fgear output fc  fc/2  fc/4  fc/8  fc/16 fgear MHz
fperiph output fc  fgear fperiph MHz
ΦT0 output fperiph  fperiph/2  fperiph/4  fperiph/8
fperiph/16  fperiph/32
ΦT0 MHz

 

Setting of serial channel in using baud rate generator

TermSetting
Select input clock to the baud rate generator ΦT1
ΦT4
ΦT16
ΦT64
The input clock ΦTn for the baud rate generator must be below the fsys (fgear) (a message "the setting is not available" will be shown if the condition is not satisfied).

 

The baud rate when the baud rate generator is used

  • Divisions from 1 to 16 are set in the "Division ratio N setting" (SCxBRCR<BRS>).
  • The value K is set in the "Setting of N+(16-K)/value K divided by 16"(SCxBRADD<BRK>).

The baud rate when "N+(16-K)/16-division function" is disabled (SCxBRCR<BRADDE>=0).

N=1N=2N=3N=4 N=5N=6N=7N=8
N=9N=10N=11N=12 N=13N=14N=15N=16

The baud rate when "N+(16-K)/16-division function" is enabled (SCxBRCR<BRADDE>=1).

KN=2N=3N=4 N=5N=6N=7N=8 N=9N=10N=11N=12 N=13N=14N=15
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1

The reason why the baud rate in UART mode is 1/16 of clocks

Unlike in synchronous communication, UART has no clocks to determine the data. Instead, the transmit side and the receive side determine the transmission speed, called the baud rate, and the bit configuration in advance, and determine the data position according to the start bit. 

The reason why the baud rate in UART mode is 1/16 of clocks

For example, in the case of 9600 bauds, each bit interval ("a" in the figure) is about 104 μs. The data output timing of the transmit side is indicated by a green arrow in the figure. On the receive side, the data is fetched in the part indicated by a red arrow in the figure. To realize this, the clock supplied to the UART receive part uses one with 16 times as many as the baud rate. The data are confirmed in 7th clock, 8th clock, and 9th clock, and judged 0 or 1 by majority.

A new window will open