Part Number Search

Cross Reference Search

About information presented in this cross reference

The information presented in this cross reference is based on TOSHIBA's selection criteria and should be treated as a suggestion only. Please carefully review the latest versions of all relevant information on the TOSHIBA products, including without limitation data sheets and validate all operating parameters of the TOSHIBA products to ensure that the suggested TOSHIBA products are truly compatible with your design and application.
Please note that this cross reference is based on TOSHIBA's estimate of compatibility with other manufacturers' products, based on other manufacturers' published data, at the time the data was collected.
TOSHIBA is not responsible for any incorrect or incomplete information. Information is subject to change at any time without notice.

Keyword Search

Parametric Search

Stock Check & Purchase

Select Product Categories

Timer Interrupt (interval timer mode)

Function explanation : [Function explanation]

Simulation : [Clock cycle] [Timer interrupt] [PPG output]

This simulation will show you the operation when 16-bit timer and event counter are used in interval timer mode. 
Setting an arbitrary value in timer register and clicking the start button will show the interrupt occurrence condition.

Setting

Setting method

  • Basic usage 
    Set a required timer value to the timer register 1, and turn the up-counter clear enable ON. 
    If the up-counter is matched to the timer register 1, the INTTBx interrupt is generated, and the up-counter is cleared. If one or more-timer register values (the same value is possible) are set to the timer register 0, an unnecessary interrupt will not occur.
  • Interrupts of the cycle a and cycle 2a 
    Set a value equivalent to the cycle a to the timer register 0, and a value equivalent to the cycle 2a to the timer register 1. Then, if the counter clear enable is set to ON, the interrupt will occur in the cycle a and cycle 2a. By which factor the interrupt occurred can be confirmed with the status register.
RegisterSettingSetting method
Timer register 0(TBxRG0) The INTTBx (INTTB0) interrupt is generated when the timer counter matches the up-counter.
Timer register 1(TBxRG1) The INTTBx (INTTB1) interrupt is generated when the timer counter matches the up-counter.
Up counter clear enable(TBxMOD) <TBCLE> Select whether or not to clear the up-counter at the time of the INTTBx (INTTB1) interrupt.
  The above setting is taken only when the timer is started.

Up counter [0 to 65535]


Interrupt

The INTTBx is generated whenever the interrupt of 16-bit timer and event counter occurs, and regardless of the cause.
The INTTB0/INTTB1/INTTBOF of the TBxST (status register) determines which factor is used.
INTTB0 (Detects a match with TBxRG0)
INTTB1 (Detects a match with TBxRG1)
INTTBOF (Overflow occurs)

Note: The timer register or the TBCLE can be changed anytime. In this simulation, however, the information is acquired only when the timer starts.

A new window will open