Part Number Search

Cross Reference Search

About information presented in this cross reference

The information presented in this cross reference is based on TOSHIBA's selection criteria and should be treated as a suggestion only. Please carefully review the latest versions of all relevant information on the TOSHIBA products, including without limitation data sheets and validate all operating parameters of the TOSHIBA products to ensure that the suggested TOSHIBA products are truly compatible with your design and application.
Please note that this cross reference is based on TOSHIBA's estimate of compatibility with other manufacturers' products, based on other manufacturers' published data, at the time the data was collected.
TOSHIBA is not responsible for any incorrect or incomplete information. Information is subject to change at any time without notice.

Keyword Search

Parametric Search

Stock Check & Purchase

Select Product Categories

Function explanation : [Function explanation]

Simulation : [Clock cycle] [Timer interrupt] [PPG output]

Simulates the operation when the 16-bit timer and event counter are used in the PPG output mode. 
The PPG output waveforms will be shown when a numerical value is set to the timer register 0 or 1, and the timer start button is clicked.

Setting

Setting method

  • Operation in the initial simulation display 
    In the initial simulation display, the setting is as follows. When the timer start button is clicked, it is displayed that the waveform that is Low level 1: High level 2 is output.
    • Timer register 0 : 5000
    • Timer register 1 : 10000
    • TBxFF0 reverse trigger when the up-counter value is matched with TBxRG0 : enable
    • TBxFF0 reverse trigger when the up-counter value is matched with TBxRG1 : enable
    • Up-counter control : Enables clearing of the up-counter.
    • Flip-flop initial value : Clear ("0")
  • Time adjustment 
    The value of the timer register 0 and 1 can be set arbitrarily from 0 to 65355.
    It must be [timer register 0] < [timer register 1].
  • The setting of the output reversal trigger 
    The output is inverted in a condition that the up-counter matches the timer register 0 or 1 and trigger is enabled.
  • The setting of the output initial value 
    Clearing the F/F initial value setting makes the initial value "low output", and setting it makes the initial value "high output".
RegisterSettingSetting method
Timer register 0 (TBxRG0) Set the duty of the PPG output.
Timer register 1 (TBxRG1) Set the cycle of the PPG output.
(TBxRG0 < TBxRG1)
Reverses when the value matches the TBxRG0. (TBxFFCR<TBE0T1>) Disable trigger
Enable trigger
Select whether or not to invert the trigger when the value matches the TBxRG0.
Reverses when the value matches the TBxRG1. (TBxFFCR<TBE1T1>) Disable trigger
Enable trigger
Select whether or not to invert the trigger when the value matches the TBxRG1.
Up-counter control (TBxMOD<TBCLE>) Disable clear
Enable clear
Select whether or not to clear the up-counter when the value matches the TBxRG1.
F/F initial value (TBxFFCR<TBFF0C>) Clear Set Set the initial value of flip-flop.
 

Up counter [0 to 65535]


PPG output waveform

A new window will open