Description

Application Scope High-Speed Switching / Analog Switches
Polarity P-ch×2
Generation π-MOSⅥ
Internal Connection Common source
Component Product (Q1) SSM3J16FU
Component Product (Q2) SSM3J16FU
RoHS Compatible Product(s) (#) Available

Package Information

Toshiba Package Name ESV
Package Image ESV
JEITA SC-107BB
Package Code SOT-553
Pins 5
Mounting Surface Mount
Width×Length×Height
(mm)
1.6×1.6×0.55
Package Dimensions View
Land pattern dimensions View
CAD data
(Symbol, Footprint and 3D model)
Download from UltraLibrarian<sup>®</sup> in your desired CAD format (Note) Download from UltraLibrarian® in your desired CAD format (Note)

 Please refer to the link destination to check the detailed size.

 (Note) Ultra Librarian® is a Registered trademark and CAD data library of EMA (EMA Design Automation, Inc.).

Absolute Maximum Ratings

Characteristics Symbol Rating Unit
Drain-Source voltage (Q1/Q2) VDSS -20 V
Gate-Source voltage (Q1/Q2) VGSS +/-10 V
Drain current (Q1/Q2) ID -100 mA
Power Dissipation PD 0.15 W

Electrical Characteristics

Characteristics Symbol Condition Value Unit
Gate threshold voltage (Q1/Q2) (Max) Vth - -1.1 V
Drain-Source on-resistance (Q1/Q2) (Max) RDS(ON) |VGS|=4V 8.0 Ω
Drain-Source on-resistance (Q1/Q2) (Max) RDS(ON) |VGS|=2.5V 12 Ω
Drain-Source on-resistance (Q1/Q2) (Max) RDS(ON) |VGS|=1.5V 45 Ω
Input capacitance (Q1/Q2) (Typ.) Ciss - 11 pF
Purchase and Sample
Please contact one of Toshiba's official distributors or the nearest Toshiba sales office.
You can search for and purchase a small on-line sample by clicking on the following link.

Document

  • If the checkbox is invisible, the corresponding document cannot be downloaded in batch.

Sep,2016

Feb,2019

Dec,2023

Mar,2024

Mar,2024

(Note)

LTspice ® is a trademark and simulation software of ADI (Analog Devices, Inc.).

Technical inquiry

Contact us

Contact us

Frequently Asked Questions

FAQs

Notes

back to list
A new window will open