Products
Design & Development
Innovation Centre
At the Toshiba Innovation Centre we constantly strive to inspire you with our technologies and solutions. Discover how to place us at the heart of your innovations.
Knowledge
Highlighted Topics
Further Materials
Other
This webpage doesn't work with Internet Explorer. Please use the latest version of Google Chrome, Microsoft Edge, Mozilla Firefox or Safari.
require 3 characters or more.
The information presented in this cross reference is based on TOSHIBA's selection criteria and should be treated as a suggestion only. Please carefully review the latest versions of all relevant information on the TOSHIBA products, including without limitation data sheets and validate all operating parameters of the TOSHIBA products to ensure that the suggested TOSHIBA products are truly compatible with your design and application.
Please note that this cross reference is based on TOSHIBA's estimate of compatibility with other manufacturers' products, based on other manufacturers' published data, at the time the data was collected.
TOSHIBA is not responsible for any incorrect or incomplete information. Information is subject to change at any time without notice.
require 3 characters or more.
Transmission line pulse (TLP) is a way to test device behavior in the current and time domain of ESD events.
Conventional models for the ESD immunity tests of a device include a human body model (HBM), machine model (MM), and charge device model (CDM) whereas a system-level ESD immunity test is specified by IEC 61000-4-2 and other standards. Different test techniques may provide different results because of differences in the prescribed signal rise time.
A TLP test generates a rectangular wave by charging a floating cable to a predetermined voltage and discharging it into a device under test (DUT). The pulse width and the rise time can be changed easily by changing the cable length and the filter characteristics.
The TLP test uses short pulses with a width on the order of nanoseconds, making it possible to obtain I-V characteristics in the high-voltage, high-current region (i.e., ESD voltage/current region) without causing thermal destruction.
The TLP test serves as an aid for ESD design because it makes it possible not only to compare the ESD protection performance of different TVS diodes, but also to compare the ESD tolerance of a TVS diode with the I-V curve of an IC to be protected.