-
My ToshibaSemicon
- General Top View
-
SEMICONDUCTOR View
-
Applications
Body Electronics
xEV
In-Vehicle Infotainment
Advanced Driver-Assistance Systems (ADAS)
Chassis
Infrastructure
BEMS/HEMS
Factory Automation
Commercial Equipment
IoT Equipment
Healthcare
Wearable Device
Mobile
Computer Peripherals
-
Products
Products
-
Design & Development
Design & Development
Innovation Centre
At the Toshiba Innovation Centre we constantly strive to inspire you with our technologies and solutions. Discover how to place us at the heart of your innovations.
-
Knowledge
Knowledge
Highlighted Topics
Further Materials
Other
- Where To Buy View
-
My ToshibaSemicon
-
- STORAGE View
- COMPANY View
- Part Number Search
- Cross Reference Search
- Keyword Search
- Parametric Search
- Stock Check & Purchase
This webpage doesn't work with Internet Explorer. Please use the latest version of Google Chrome, Microsoft Edge, Mozilla Firefox or Safari.
require 3 characters or more.
The information presented in this cross reference is based on TOSHIBA's selection criteria and should be treated as a suggestion only. Please carefully review the latest versions of all relevant information on the TOSHIBA products, including without limitation data sheets and validate all operating parameters of the TOSHIBA products to ensure that the suggested TOSHIBA products are truly compatible with your design and application.
Please note that this cross reference is based on TOSHIBA's estimate of compatibility with other manufacturers' products, based on other manufacturers' published data, at the time the data was collected.
TOSHIBA is not responsible for any incorrect or incomplete information. Information is subject to change at any time without notice.
require 3 characters or more.
Overall Configuration of the CPU: Program Counter
The program counter (PC) is a register that manages the memory address of the instruction to be executed next.
The address specified by the PC will be + n (+1 for a 1-word instruction and +2 for a 2-word instruction) each time one instruction is executed.
However, in the case of an interrupt instruction, etc., the jump destination address is stored.
The CPU reads the address where the instruction to be executed next is stored from the PC and executes it in sequence.
For example, if 0x8020 (address) is stored in the PC, it means that the CPU is executing the instruction of the address 0x8019.
Then, if the address 0x8020 is read from the PC, the address 0x8021 for reading the instruction to be executed next by the CPU is stored in the PC.
