Part Number Search

Cross Reference Search

About information presented in this cross reference

The information presented in this cross reference is based on TOSHIBA's selection criteria and should be treated as a suggestion only. Please carefully review the latest versions of all relevant information on the TOSHIBA products, including without limitation data sheets and validate all operating parameters of the TOSHIBA products to ensure that the suggested TOSHIBA products are truly compatible with your design and application.
Please note that this cross reference is based on TOSHIBA's estimate of compatibility with other manufacturers' products, based on other manufacturers' published data, at the time the data was collected.
TOSHIBA is not responsible for any incorrect or incomplete information. Information is subject to change at any time without notice.

Keyword Search

Parametric Search

Stock Check & Purchase

Select Product Categories

Overall Configuration of the CPU: Program Counter

Call an execution instruction
Call an execution instruction

The program counter (PC) is a register that manages the memory address of the instruction to be executed next.

The address specified by the PC will be + n (+1 for a 1-word instruction and +2 for a 2-word instruction) each time one instruction is executed.
However, in the case of an interrupt instruction, etc., the jump destination address is stored.

Call the next instruction storage address (Program Counter)
Call the next instruction storage address (Program Counter)

The CPU reads the address where the instruction to be executed next is stored from the PC and executes it in sequence.

For example, if 0x8020 (address) is stored in the PC, it means that the CPU is executing the instruction of the address 0x8019.
Then, if the address 0x8020 is read from the PC, the address 0x8021 for reading the instruction to be executed next by the CPU is stored in the PC.

Chapter 4 Toshiba Microcontrollers, Example of Core (TLCS-870/C1)

Overall Configuration of the CPU
Overall Configuration of the CPU: CPU Core (1)
Overall Configuration of the CPU: CPU Core (2)
Overall Configuration of the CPU: General-purpose Register
Overall Configuration of the CPU: PSW (Flag)
Overall Configuration of the CPU: Stack and Stack Pointer
Interrupt Processing
Interrupt Processing: Interrupt Type
Interrupt Processing: Maskable Interrupt
Interrupt Processing: Non Maskable Interrupt
A new window will open