Products
Design & Development
Innovation Centre
At the Toshiba Innovation Centre we constantly strive to inspire you with our technologies and solutions. Discover how to place us at the heart of your innovations.
Knowledge
Highlighted Topics
Further Materials
Other
This webpage doesn't work with Internet Explorer. Please use the latest version of Google Chrome, Microsoft Edge, Mozilla Firefox or Safari.
require 3 characters or more.
The information presented in this cross reference is based on TOSHIBA's selection criteria and should be treated as a suggestion only. Please carefully review the latest versions of all relevant information on the TOSHIBA products, including without limitation data sheets and validate all operating parameters of the TOSHIBA products to ensure that the suggested TOSHIBA products are truly compatible with your design and application.
Please note that this cross reference is based on TOSHIBA's estimate of compatibility with other manufacturers' products, based on other manufacturers' published data, at the time the data was collected.
TOSHIBA is not responsible for any incorrect or incomplete information. Information is subject to change at any time without notice.
require 3 characters or more.
Here, “maskable” means "prohibited.“
When an interrupt request signal occurrs, the interrupt processing can be performed if the CPU is set to enable the interrupt.
If the interrupt is set to disable, the interrupt request signal is ignored and the interrupt processing is not performed.
The ignored interrupt request signal is retained until the interrupt request changes to enable or the command is cancelled by the program.
In this way, the maskable interrupt can enable or disable the interrupt processing freely.
It is usually set by the program.
The CPU receives the interrupt request signal, and the interrupt control circuit shifts to the interrupt processing operation.