This webpage doesn't work with Internet Explorer. Please use the latest version of Google Chrome, Microsoft Edge, Mozilla Firefox or Safari.
3글자 이상 입력하세요.
The information presented in this cross reference is based on TOSHIBA's selection criteria and should be treated as a suggestion only. Please carefully review the latest versions of all relevant information on the TOSHIBA products, including without limitation data sheets and validate all operating parameters of the TOSHIBA products to ensure that the suggested TOSHIBA products are truly compatible with your design and application.
Please note that this cross reference is based on TOSHIBA's estimate of compatibility with other manufacturers' products, based on other manufacturers' published data, at the time the data was collected.
TOSHIBA is not responsible for any incorrect or incomplete information. Information is subject to change at any time without notice.
3글자 이상 입력하세요.
Note that the placement of ESD protection diodes affects their ESD protection performance.
1. Place ESD protection diodes close to the ESD entry point.
2. Minimize trace inductance in series with ESD protection diodes including GND after the board traces originating from the connector diverge into two paths leading to ESD protection diodes and the DUP.
3. Do not run any board trace in parallel with a signal trace to which an ESD pulse might be introduced. In particular, avoid running board traces leading to a device with low ESD immunity in parallel with a board trace that could be exposed to an ESD event.