TK10A60D5

EOL announced

Power MOSFET (N-ch 500V<VDSS≤700V)

Description

Application Scope Switching Voltage Regulators
Polarity N-ch
Generation π-MOSⅦ
Internal Connection Single
RoHS Compatible Product(s) (#) Available

Package Information

Toshiba Package Name TO-220SIS
Package Image TO-220SIS
JEITA SC-67
Pins 3
Mounting Through Hole
Width×Length×Height
(mm)
10.0×15.0×4.5
Package Dimensions View
Ultra Librarian® CAD model
(Symbol, Footprint and 3D model)
Download from UltraLibrarian<sup>®</sup> in your desired CAD format<br>(Note1)(Note2)

Download from UltraLibrarian® in your desired CAD format
(Note1)(Note2)

 Please refer to the link destination to check the detailed size.

(Note1)

Ultra Librarian® is a Registered trademark and CAD model library of EMA (EMA Design Automation, Inc.). CAD models (Symbol/Footprint /3D model) are provided by UltraLibrarian®. The footprints are generated based on the specifications of Ultra Librarian®.

(Note2)

Please note that the footprint dimensions may differ from the reference Land Pattern dimensions provided on our website.

Absolute Maximum Ratings

Characteristics Symbol Rating Unit
Drain-Source voltage VDSS 600 V
Gate-Source voltage VGSS +/-30 V
Drain current ID 10 A
Power Dissipation PD 45 W

Electrical Characteristics

Characteristics Symbol Condition Value Unit
Gate threshold voltage (Max) Vth - 4.5 V
Gate threshold voltage (Min) Vth - 2.5 V
Drain-Source on-resistance (Max) RDS(ON) |VGS|=10V 1.05 Ω
Input capacitance (Typ.) Ciss - 1350 pF
Total gate charge (Typ.) Qg VGS=10V 25 nC
Reverse recovery time (Typ.) trr - 90 ns
Reverse recovery charge (Typ.) Qrr - 130 nC

Document

  • If the checkbox is invisible, the corresponding document cannot be downloaded in batch.

May,2018

Jan,2019

(Note)

LTspice ® is a trademark and simulation software of ADI (Analog Devices, Inc.).

Technical inquiry

Contact us

Contact us

Frequently Asked Questions

FAQs

Notes

back to list
A new window will open