型號查詢

交叉搜尋

About information presented in this cross reference

The information presented in this cross reference is based on TOSHIBA's selection criteria and should be treated as a suggestion only. Please carefully review the latest versions of all relevant information on the TOSHIBA products, including without limitation data sheets and validate all operating parameters of the TOSHIBA products to ensure that the suggested TOSHIBA products are truly compatible with your design and application.
Please note that this cross reference is based on TOSHIBA's estimate of compatibility with other manufacturers' products, based on other manufacturers' published data, at the time the data was collected.
TOSHIBA is not responsible for any incorrect or incomplete information. Information is subject to change at any time without notice.

關鍵字搜尋

參數搜尋

線上庫存查詢跟購買

Select Product Categories

Commercialization of new TO-247-4L packaging 600-V Super Junction Power MOSFET (DTMOSIV-H Series)

The four-pin TO-247-4L package, which uses Kelvin-connected signal-source terminals for gate drive, can reduce the effect of the inductances of the source wires inside the package, thereby further enhancing the high-speed switching performance of MOSFET chips.
This helps improve the efficiency of mid- and large-class high-efficiency switched-mode power supplies (equivalent to 80 PLUS of ※1 power TITANIUM/PLATINUM).

※1: Power-saving programs for electric appliances promoted by 80 PLUS based on 80% or more of AC-DC conversions
Comparison of the outline dimensions of TO-247 and TO-247-4L
TO-247 vs TO-247-4L for comparing outer dimensions of packages

Advantages of TO-247-4L packages

As DTMOS speeds and currents increase, the inductance components of the source wires inside the package affect the high-speed switchability of the package. By providing the signal source terminal for the gate drive, the current in the power line and the current in the gate drive line can be separated to reduce the influence of the inductance of the gate-source voltage.

Mechanism of the 3-pin packages (TO-247)

For >3-pin packages (TO-247)

The back electromotive voltage VLS (=LS*dID/dt) is generated by the inductance component L Source of the source wire and the slope dI dID/dt of the drain current of the voltage VGS applied between the gate and the source of the FET chip. The actual applied voltage is reduced from the set gate voltage by this back electromotive force, and the switching speed, especially turn-on, is slowed down.

Mechanism of the 4-pin packages (TO-247-4 L)

For >4-pin packages (TO-247-4L)

Moving the source terminal on the drive side from a location close to the FET chip separated from the source wire on the load side makes it less susceptible to the drive voltage. This makes it possible to improve the high-speed switching performance of the FET chip.

Reduction of turn-on losses by TO-247-4L

When we looked at the gate-source voltage waveforms in the immediate vicinity of MOSs, we confirmed that the on-time of TO-247-4L packages was shortened by the L Source. In the actual measurement, we confirmed that the turn-on loss of the TO-247-4L package (part number: TK62Z60X) was reduced by 19% compared with the turn-on loss of the TO-247 package (part number: TK62N60X).

Regarding the effect of reducing the turn-on loss, we confirmed that the switching speed was improved in both the simulation and the actual measurement.

Simulation circuit model
Turn-On Waveform (Simulated)
Turn-On Waveform (Measured)
Turn-On Waveform (Measured)

TO-247-4L packaged MOSFETs

聯繫我們

技術方面問題

聯絡我們

聯絡我們

常見問題

常見問答

Queries about purchasing, sampling and IC reliability

線上庫存查詢跟購買

keyword:

Related information

開啟新視窗