Products
This webpage doesn't work with Internet Explorer. Please use the latest version of Google Chrome, Microsoft Edge, Mozilla Firefox or Safari.
require 3 characters or more.
The information presented in this cross reference is based on TOSHIBA's selection criteria and should be treated as a suggestion only. Please carefully review the latest versions of all relevant information on the TOSHIBA products, including without limitation data sheets and validate all operating parameters of the TOSHIBA products to ensure that the suggested TOSHIBA products are truly compatible with your design and application.
Please note that this cross reference is based on TOSHIBA's estimate of compatibility with other manufacturers' products, based on other manufacturers' published data, at the time the data was collected.
TOSHIBA is not responsible for any incorrect or incomplete information. Information is subject to change at any time without notice.
require 3 characters or more.
Non maskable interrupt cannot be disabled.
If there is an interrupt request, the CPU will perform the interrupt processing unconditionally.
The non maskable interrupt is used for emergency processing, for example, data backup processing such as power outage processing.
There is a watchdog timer as the non maskable interrupt.
The watchdog timer checks whether the microcontroller is operating normally or not.
When an abnormal operation is detected, it generates the watchdog timer interrupt to notify the error to the CPU or resets the CPU.
Reset
The microcontroller can be reset generally when the power is turned on.
Reset returns the microcontroller configurations to the initial state.
In reset, the program will run from the beginning.