Asia-Pacific
English
简体中文
繁體中文
한국어
日本語
Americas
English
Europe (EMEA)
English



Part Number Search

Cross Reference Search

About information presented in this cross reference

The information presented in this cross reference is based on TOSHIBA's selection criteria and should be treated as a suggestion only. Please carefully review the latest versions of all relevant information on the TOSHIBA products, including without limitation data sheets and validate all operating parameters of the TOSHIBA products to ensure that the suggested TOSHIBA products are truly compatible with your design and application.
Please note that this cross reference is based on TOSHIBA's estimate of compatibility with other manufacturers' products, based on other manufacturers' published data, at the time the data was collected.
TOSHIBA is not responsible for any incorrect or incomplete information. Information is subject to change at any time without notice.

Keyword Search

Parametric Search

Stock Check & Purchase

Usage Considerations of CMOS Logic ICs

You will learn usage considerations and preventions of CMOS logic ICs.

You will learn usage considerations and preventions of CMOS logic ICs.
Please choose from the video or web page. All have the same content.

Includes:

  • Handling of Unused Input Pins
  • Input Rise and Fall Time Specifications
  • Multiple Outputs from a General-Purpose CMOS Logic IC Come Into Conflict (Short-Circuiting)
  • Connecting a Load Capacitance to a CMOS Output Pin
  • Calculating the Operating Supply Current and Power Dissipation
  • Level Shifting Using an Input-Tolerant Function
  • Example of Application of the Power-Down Protection Function (Partial Power-Down)
  • Input-Tolerant and Output Power-Down Protection Functions Available with Each Series
  • Types of Noise to be Noted
  • Countermeasures for Reducing Switching Noise
  • Countermeasures for Signal Reflection
  • Countermeasures for Crosstalk
  • Countermeasures for Hazards
  • Countermeasures for Metastability
  • Countermeasures for Latch-Up
  • Countermeasures for ESD Protection

For those who want to see the video at once

For those who want to see one page at a time on a web page

Handling of Unused Input Pins
Input Rise and Fall Time Specifications
Multiple Outputs from a General-Purpose CMOS Logic IC Come Into Conflict (Short-Circuiting)
Connecting a Load Capacitance to a CMOS Output Pin
Calculating the Operating Supply Current and Power Dissipation
Level Shifting Using an Input-Tolerant Function
Example of Application of the Power-Down Protection Function (Partial Power-Down)
Input-Tolerant and Output Power-Down Protection Functions Available with Each Series
Types of Noise to be Noted
Countermeasures for Reducing Switching Noise
Countermeasures for Signal Reflection
Countermeasures for Crosstalk
Countermeasures for Hazards
Countermeasures for Metastability
Countermeasures for Latch-Up
Countermeasures for ESD Protection