Part Number Search

Cross Reference Search

About information presented in this cross reference

The information presented in this cross reference is based on TOSHIBA's selection criteria and should be treated as a suggestion only. Please carefully review the latest versions of all relevant information on the TOSHIBA products, including without limitation data sheets and validate all operating parameters of the TOSHIBA products to ensure that the suggested TOSHIBA products are truly compatible with your design and application.
Please note that this cross reference is based on TOSHIBA's estimate of compatibility with other manufacturers' products, based on other manufacturers' published data, at the time the data was collected.
TOSHIBA is not responsible for any incorrect or incomplete information. Information is subject to change at any time without notice.

Keyword Search

Parametric Search

Stock Check & Purchase

Select Product Categories

Countermeasures for Reducing Switching Noise

The MOSFETs in a CMOS logic IC make switching transitions while charging and discharging internal and external load capacitances. The trace impedance during switching can be regarded as an LCR circuit. Since the switching current (i) flows through inductance (L), a spike voltage (=L(di/dt)) appears on the VCC and GND lines of the CMOS logic IC. This noise is called switching noise.
Multiple simultaneously switching outputs draw a large charge/discharge current and therefore cause a large switching noise (called simultaneous switching noise). The following lists the measures for the reduction of switching noise.

Countermeasures  for reducing switching noise

Countermeasures to reduce switching noise:
(1) Increase the width and reduce the length of VCC and GND lines to reduce their inductance.
(2) Place a bypass capacitor between and as close as possible to the VCC and GND pins of the CMOS logic IC (See below figure).

Countermeasure for reducing switching noise

(3) Exercise care as to clock and reset signals. Unused inputs of gates such as drivers should be connected to either VCC or GND. Connect a low-pass filter to the output of used gates to remove noise.
(4) Select low-noise ICs.
(5) Add a damping resistor to the output of used gates (See below figure). It is necessary to adjust the value of the damping resistor by checking the output waveform.

Countermeasure for reducing switching noise

* Toshiba provides CMOS ICs with an internal damping resistor (See below figure), which help reduce not only switching noise but also parts count.

Usage Considerations of CMOS Logic ICs

Handling of Unused Input Pins
Input Rise and Fall Time Specifications
Multiple Outputs from a General-Purpose CMOS Logic IC Come Into Conflict (Short-Circuiting)
Connecting a Load Capacitance to a CMOS Output Pin
Calculating the Operating Supply Current and Power Dissipation
Level Shifting Using an Input-Tolerant Function
Example of Application of the Power-Down Protection Function (Partial Power-Down)
Input-Tolerant and Output Power-Down Protection Functions Available with Each Series
Types of Noise to be Noted
Countermeasures for Signal Reflection
Countermeasures for Crosstalk
Countermeasures for Hazards
Countermeasures for Metastability
Countermeasures for Latch-Up
Countermeasures for ESD Protection


Related information

A new window will open