Europe (EMEA)

Part Number Search

Cross Reference Search

About information presented in this cross reference

The information presented in this cross reference is based on TOSHIBA's selection criteria and should be treated as a suggestion only. Please carefully review the latest versions of all relevant information on the TOSHIBA products, including without limitation data sheets and validate all operating parameters of the TOSHIBA products to ensure that the suggested TOSHIBA products are truly compatible with your design and application.
Please note that this cross reference is based on TOSHIBA's estimate of compatibility with other manufacturers' products, based on other manufacturers' published data, at the time the data was collected.
TOSHIBA is not responsible for any incorrect or incomplete information. Information is subject to change at any time without notice.

Keyword Search

Parametric Search

Stock Check & Purchase

How can I calculate the power dissipation of general-purpose logic ICs

Power dissipation should be calculated from both of the following:

  • Static supply current
  • Dynamic supply current

Power dissipation can be obtained by multiplying the above current by the voltage applied to an IC.

Static power dissipation: PS
While CMOS logic Ics are in a static state (i.e., while its input signal remains unchanged), little current flows in it except tiny leakage current that flows across the internal reverse-biased pn junction (known as static supply current, ICC). Static power dissipation is ICC multiplied by the supply voltage.

VCC: Voltage applied to a logic IC
ICC: Static supply current shown in the datasheet

Dynamic power dissipation
Dynamic supply current is the current that flows in CMOS logic while its input transitions between High and Low. This current flows during the charging and discharging of capacitance. It is necessary to consider both parasitic capacitance (internal equivalent capacitance) and load capacitance. Dynamic power dissipation is obtained by multiplying this current by the voltage applied to the P-channel or N-channel MOSFET. Here, for the sake of simplicity, the VCC value at which the maximum current flows is used for power calculation.

Dynamic power dissipation due to load capacitance (CL): PL
PL is dissipated when an external load is charged and discharged as shown by the right-hand figure.
The amount of charge (Q) stored on the load capacitance is calculated as follows:

CL: Load capacitance

Let the output signal frequency be fOUT (= 1/TOUT). Then, the average current (IL) is expressed as follows: 

IL = QL / T = CL * VCC * fOUT

Hence, dynamic power dissipation (PL) is:

PL = VCC * IL = CL * VCC^2 * fOUT

If an IC has multiple outputs, its dynamic power dissipation can be calculated as follows:

PL = VCC^2 * Σ(CLn* fOUTn

How can I calculate the power dissipation of general-purpose logic ICs

Dynamic power dissipation due to internal equivalent capacitance (CPD): PPD

CMOS logic ICs have various parasitic capacitances as shown by the below figure. These capacitances are equivalently expressed as CPD.

(Actually, CPD is calculated from power dissipation at relatively high frequency (1 MHz) under a zero-load condition.)

How can I calculate the power dissipation of general-purpose logic ICs

PPD is the power dissipated by the equivalent capacitance of an IC and can be considered in the same manner as PL. Note, however, that PPD is calculated at input frequency (fIN):

PPD = VCC * IL = CPD * VCC^2 * fIN

Total power dissipation : PTTL

Total power dissipation (PTTL) can be obtained as the sum of static power dissipation (PS) and dynamic power dissipation (PL + PPD):