Part Number Search

Cross Reference Search

About information presented in this cross reference

The information presented in this cross reference is based on TOSHIBA's selection criteria and should be treated as a suggestion only. Please carefully review the latest versions of all relevant information on the TOSHIBA products, including without limitation data sheets and validate all operating parameters of the TOSHIBA products to ensure that the suggested TOSHIBA products are truly compatible with your design and application.
Please note that this cross reference is based on TOSHIBA's estimate of compatibility with other manufacturers' products, based on other manufacturers' published data, at the time the data was collected.
TOSHIBA is not responsible for any incorrect or incomplete information. Information is subject to change at any time without notice.

Keyword Search

Parametric Search

Stock Check & Purchase

Select Product Categories

Combinational Logic: Bidirectional Bus Buffers

Example of application of a bidirectional bus buffer
Example of application of a bidirectional bus buffer

Bidirectional bus buffers (transceivers)
Example: 74VHC245

A bidirectional bus buffer (transceiver) is a type of logic circuit whose I/O pins can be configured as input and output to receive and transmit data.
Since a transceiver allows the signal direction to be changed via a control signal (DIR), it is used along a bus line through which data are transferred bidirectionally.
The following shows an example of application of a transceiver.
In the case of a bidirectional bus signal, connect both the input and output of a bus to VCC or GND via a resistor. In this case, care should be exercised to ensure that the output is not short-circuited.

Combinational Logic: Bidirectional bus buffers

The direction of the A and B pins can be changed easily by changing the value of DIR while /G is High.

Change the value of DIR and the direction of external data while /G is High.
During period #0, data are transferred from B to A.
During period #1, the A pin assumes the High-Z state. Therefore, output data are invalid.
During period #2, change the value of DIR and the direction of external data.
During period #3, enable the A and B pins. Then, output data stabilize at the beginning of period #4.
During period #4, data are transferred from A to B.

Chapter3 Basic CMOS Logic ICs

Basic CMOS Logic ICs
Combinational Logic: Inverters and Buffers
Combinational Logic: Schmitt-Trigger Devices
Combinational Logic: Decoders
Combinational Logic: Multiplexers
Combinational Logic: Analog Multiplexer/Demultiplexers
Combinational Logic: Analog Switches
Sequential Logic: Latches
Sequential Logic: Flip-Flops
Sequential Logic: Counters
Sequential Logic: Shift Registers

Products

Related information

A new window will open