BRTs are mainly used as switches and remain in the saturation region while they are on. Therefore, the storage time (tstg), i.e., the time required to remove minority carriers from the base, accounts for the dominant portion of the switching time.
There are two considerations for reducing tstg:
a) Removing excessive carriers quickly
Excessive carriers accumulated in the base are removed mainly through R2 although the carrier removal path slightly differs, depending on the configuration of the preceding circuit. (If the output of the preceding circuit has low impedance at Low level, excessive carriers are also removed through R1). Therefore, BRTs with a low R2 value are suitable for increasing the switching speed.
b) Minimize the accumulation of excessive carriers.
This means that the depth of saturation of the BRT is reduced while it is on. To minimize the accumulation of excessive carriers, it is necessary to reduce the current applied to the base of the internal transistor (Ib). This can be achieved by 1) reducing the input current to the BRT (IB) and 2) reducing the base current of the internal transistor (i.e., increasing the current flowing to R2). Therefore, BRTs with a large R1 value and a large resistor ratio (R1/R2) are suitable. Note, however, that minimizing the accumulation of excessive carriers might reduce the depth of saturation, causing VCE(sat) to increase.