We use cookies and similar technologies to ensure that we give you the best experience on our website. For this purpose in the context of our legitimate interest, we also use cookies which go beyond those which are technically necessary. If you continue to browse without changing your settings you accept this processing and also the transfer of data to third parties. The data will be used for analysis, retargeting and for the delivery of personalized content and advertising on our website, as well as on third-party websites. You can click the “Continue” button to accept our policy in your browser so this message does not appear in the future. Further information, including information on data processing by third parties and opt-out options, can be found in our Privacy Policy accessible under the link “Find out more”.
To meet the demand for increasing energy efficiency in switching power conversion systems, superjunction MOSFETs have become preferred devices for energy-conscious designers. Superjunction technologies allow reduced die sizes enabling designers to reduce space and increase current density. However, new demands are coming to the fore, such as improved noise performance.
Reducing electromagnetic noise emission is desirable in high-end power supplies for equipment such as LCD TVs, LED lighting, medical power supplies, notebook power adapters and power supplies for tablets.
Toshiba's Deep Trench MOSFETs (DTMOS) devices have led the market in terms of performance for some time. The latest (fifth-generation) DTMOS V superjunction devices deliver a well-balanced ratio of lower noise and switching performance through a modified gate structure and patterning, resulting in increased reverse transfer capacitance between gate and drain (Crss or Cgd).
Emitted noise is comparable to competing low-EMI devices, while DTMOS V delivers the superior on-resistance that characterises superjunction technology. Fifth-generation N-channel, 0.38mΩ-class 600V devices used in a PFC circuit, show a significant EMI reduction.
The new devices bring other substantial benefits to power designers including a 30% improvement in the fundamental figure-of-merit (FOM) of on-resistance x chip size (Ron*A).
Also, the effects of temperature on RDS(ON) are reduced, ensuring more consistent performance. When compared to competitive devices and previous DTMOS generations, RDS(ON) is 15% lower, at high temperatures. Therefore costs can be saved through less simpler heat management.
The body diode achieves fast recovery times, even at high temperature, resulting in lower power losses, less heat generation and a more thermally efficient design.
The superjunction process also reduces the output capacitance, COSS, by 12%. This leads to a reduction in the waste energy being stored in the device that has to be dissipated during each and every switching cycle; making DTMOS ideal for the fast-switching and resonant topologies commonly found in power designs, even at partial load operation.
To find out how DTMOS V technology can help reduce EMI and improve performance of your power switching applications, please click here: