2-1. Hardware Configuration

The Arm® Cortex®-M3 processor functional block schematic for the TX03 series is shown below.
It consists of a main core block, an NVIC (Nested Vectored Interrupt Controller) block that controls interrupts, a functional block for debug support, and an interface block for an external connection with peripheral circuits.

Hardware Configuration

[Fe] Fetch stage
[De] Decode stage
[Ex] Execution stage
[MUL/DIV] Multiplication/Division

Hardware Configuration

Chapter 2 Arm® Cortex®-M3

2-2. NVIC (Nested Vectored Interrupt Controller)
2-3. Main Core
2-4. Register Configuration
2-5. The Role of the Register
2-6. PC, LR
2-7. Stack Pointer
2-8. PUSH/POP to the Stack Pointer
2-9. Special Register
2-10-1. Operation Mode and Stack Pointer (1)
2-10-2. Operation Mode and Stack Pointer (2)
2-11. Exceptions (Reset, Interrupt, Fault, System Call)
2-12. The Role of NVIC
2-13. Tail Chain Control by NVIC
2-14. Memory Map
2-15. Memory Map for Arm® Cortex®-M3 Specifications
2-16. Memory Map of TMPM330: Example of TX03 Series
2-17-1. Vector Table (1)
2-17-2. Vector Table (2)
2-18-1. Bit Band Area and Bit Band Alias Area (1)
2-18-2. Bit Band Area and Bit Band Alias Area (2)

* Arm and Cortex are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

A new window will open