This webpage doesn't work with Internet Explorer. Please use the latest version of Google Chrome, Microsoft Edge, Mozilla Firefox or Safari.
About information presented in this cross reference
The information presented in this cross reference is based on TOSHIBA's selection criteria and should be treated as a suggestion only. Please carefully review the latest versions of all relevant information on the TOSHIBA products, including without limitation data sheets and validate all operating parameters of the TOSHIBA products to ensure that the suggested TOSHIBA products are truly compatible with your design and application. Please note that this cross reference is based on TOSHIBA's estimate of compatibility with other manufacturers' products, based on other manufacturers' published data, at the time the data was collected. TOSHIBA is not responsible for any incorrect or incomplete information. Information is subject to change at any time without notice.
The Cortex®-M3 main core has a three-stage pipeline configuration.
[Fe] Fetch stage
Reads the instruction of the memory address indicated by the PC (Program Counter)
[De] Decode stage
Decodes the instruction and determines the execution control of the execution stage
[Ex] Execution stage
Executes four arithmetic operations by the Shift and ALU (Arithmetic Logic Unit), logical operations, operations such as multiplication and division, and Load and Store
The update of the register is performed at this stage.