型號查詢

交叉搜尋

About information presented in this cross reference

The information presented in this cross reference is based on TOSHIBA's selection criteria and should be treated as a suggestion only. Please carefully review the latest versions of all relevant information on the TOSHIBA products, including without limitation data sheets and validate all operating parameters of the TOSHIBA products to ensure that the suggested TOSHIBA products are truly compatible with your design and application.
Please note that this cross reference is based on TOSHIBA's estimate of compatibility with other manufacturers' products, based on other manufacturers' published data, at the time the data was collected.
TOSHIBA is not responsible for any incorrect or incomplete information. Information is subject to change at any time without notice.

關鍵字搜尋

參數搜尋

線上庫存查詢跟購買

Select Product Categories

Do bidirectional bus buffers have any constraints on the timing of the direction (DIR) and other input signals?

Ensure that the output signals from the preceding IC and the bidirectional bus buffer do not come into conflict when DIR changes state.

Allow a period of tpz or greater after DIR or Ḡ changes state.

Figure1 Pin Assignment (74VHC245)

Truth Table

Input Ḡ Input DIR A Bus B Bus Output
L L Output Input A=B
L H Input Output B=A
H X Z Z Z

X: Don't care
Z: High impedance

Figure2 Truth Table (74VHC245)

Figure3 Input signal timing
開啟新視窗